Time-to-Digital Converter (TDC) for WiMAX ADPLL in State-of-The-Art 40-nm CMOS
نویسندگان
چکیده
WiMAX (Worldwide Interoperability for Microwave Access) is the emerging wireless technology standard of the near future, which enables high speed packet data access. To anticipate the future demands on WiMAX technology, we proposed an ADPLL (all-digital phase locked loop) solution for the WiMAX system. The developed ADPLL system has targeted frequencies from 2.3 GHz to 2.7 GHz and from 3.3 GHz to 3.8 GHz for low band and high band, respectively. In this approach, an ADPLL replaces the conventional RF synthesizer based on charge-pump architecture. There are three main components of the ADPLL system. One of them is the time-to-digital converter (TDC) system. A TDC in state-of-the-art 40 nm CMOS technology for WiMAX ADPLL system is chosen and presented in this thesis. The TDC architecture is based on a pseudo-differential structure. This architecture utilizes an inverter as a delay element and a sense amplifier flip-flop as a time comparator. In comparison, the two other TDC architectures evaluated in this thesis (two-dimensional Vernier algorithm TDC and time-windowed TDC) have very complex architectures and complex calibration methods, while the chosen TDC architecture has a simple calibration method. Moreover, this pseudo-differential TDC can meet the time resolution required by the WiMAX ADPLL system. The TDC system has been tested on a 1.2 V power supply, 33.868 MHz frequency reference clock FREF and with 4.25 GHz frequency of CKV. It is found that the power consumption is about 2.99 mW without a clock gating scheme. Moreover, it is expected that the power consumption can be reduced to 0.78 mW with a clock gating scheme. The INL and DNL of the TDC are lower than 0.4 LSB. The measured TDC resolution is around 10.84 ps 12.55 ps. In the worst case condition, the TDC resolution of 12.55 ps will give an in-band phase noise better than the limit, which is -95 dBc/Hz as required by the WiMAX ADPLL System. The TDC core layout has an area of only 125 × 11 μm.
منابع مشابه
A 0.65–1.35 GHz synthesizable all-digital phase locked loop with quantization noise suppressing time-to-digital converter
This paper presents a new quantization noise suppression method for a time-to-digital converter (TDC) and proposes an all-digital phase-locked loop (ADPLL) architecture using only standard cell logic gates. Using a new multiple input multiple output (MIMO) quantization noise suppression method provides an order of √ 2N improvement in TDC resolution with N parallel TDC channels. Suppressed noise...
متن کاملAdpll Xilinx Design for the High Frequency Transmitter/receiver Application
This paper present an all-digital phaselocked loop (ADPLL)-based frequency synthesizer for Wi-MAX applications implemented in 40-nm CMOS. Via frequency planning and design of multiple capacitor-banks in a digitally-controlled oscillator (DCO), the ADPLL covers dual bands of 2.3–2.7 GHz and 3.3–3.8 GHz, while achieving a fine frequency resolution of25Hz. The time-to-digital converter (TDC) achie...
متن کاملA 1.56GHz wide-tuning all digital FBAR-based PLL in 0.13µm CMOS
This paper presents the design rationale and measured results of a low power, low jitter, PVT-stable FBAR-based RF synthesizer implemented in 0.13μm CMOS. A digitally controlled FBAR oscillator, tuned with a switched-capacitor array, provides 5800ppm of frequency tuning, sufficient to cover a wide range of manufacturing and temperature variations of an FBAR. An all-digital phase-locked loop (AD...
متن کاملA 1.5GHz 0.2psRMS jitter 1.5mW divider-less FBAR ADPLL in 65nm CMOS
This paper presents a low power, low jitter, PVTstable film-bulk acoustic wave resonator (FBAR) based all digital phase-locked loop (ADPLL) in a 65nm CMOS process. We introduce a power-efficient integer-N ADPLL architecture, where the digitally-controlled FBAR oscillator (FBAR DCO) achieves phase-lock to a reference clock without any explicit frequency dividers in the feedback path. The simplif...
متن کاملAD-PLL for WiMAX with Digitally-Regulated TDC and Glitch Correction Logic
This paper describes the design of an All-Digital Phase Locked Loop (AD-PLL) for wireless applications in the WiMAX 3.3– 3.8 GHz bandwidth. The time/digital converter (TDC) sets the in-band noise and it may be responsible for the presence of spurious tones at the PLL output. The TDC is implemented as a delay-locked loop (DLL) to be insensitive to process spreads and it uses a lead-lag phase det...
متن کامل